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T h i s  paper desc r ibes  a study which has l e 6  t o  2 s e t  of  
b u i l d i n g  blocks f o r  l a rge - sca l e  i n t e g r a t i o n  of l o g i c  c i r c u i t s .  
The s tudy began by designing a very simple but n o n - t r i v i a l  
stored-program d i g i t a l  computer. It w a s  p o s s i b l e  t o  a r range  
t h e  l o g i c  c i r c u i t s  of t h e  en t i r e  computer i n t o  a l a r g e  matrix 
(a d iode .ma t r ix  i s  used as an  i l l u s t r a t i o n  i n  t h i s  paper) and 
r e g i s t e r  blocks.  This  l a r g e  matrix was then  divided according 
t o  the micro-operations of  t h e  computer i n t o  22 small matr ices ,  
each of which can be  obtained from one u n i v e r s a l  mat r ix  by 
d i s a b l i n g  unused matrix junc t ions  with an  at tempt  t o  have one 
matrix perform j u s t  one micro-operation. 
t i o n  of bo th  c i r c u i t s  and log ic ,  n o t  c i r c u i t s  a lone,  i s  thus  
The i d e a  of  i n t eg ra -  
shown. 
From t h e  above study, a se t  of two b u i l d i n g  blocks f o r  
l a r g e - s c a l e  i n t e g r a t i o n  of l o g i c  c i r c u i t s  i s  proposed: 
chip f o r  performing micro-operations and a r e g i s t e r  ch ip  for 
a mat r ix  
s t o r i n g  a b i n a r y  word. A l t e rna t ive ly ,  matrix ch ips  and combin- 
a t i o n  ch ips  (on t h e  l a t t e r  of  which both  t h e  matrix and the  
r e g i s t e r  a r e  f a b r i c a t e d )  c a n  be used, fol lowing t h e  same design 
and b a s i c  layout .  A t  p resent ,  b i p o l a r  t r a n s i s t o r  o r  NOS l i e l d -  
e f f e c t  t r a n s i s t o r  matrix and r e g i s t e r  ch ips  are probably t h e  
best  choice f o r  most app l i ca t ions .  
or thousands of devices ,  y e t  each i s  u n i v e r s a l  i n  pe rmi t t i ng  
implementation of any l o g i c  func t ions  by d i s a b l i n g  unneeded 
devices .  For p r a c t i c a l  reasons,  a v a i l a b i l i t y  of s e v e r a l  s i z e s  
of c h i p  i s  h i g h l y  d e s i r a b l e .  
Each c h i p  may have hundreds 
I t 
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Buildinq Blocks f o r  Larqe-scale I n t e q r a t i o n  
of Loqic C i r c u i t s  
Yaohan Chu 
1. In t roduc t ion  
The r ap id  advance of monolithic technology i n  semiconduc- 
t o r s  h a s  made i n t e g r a t e d  c i r c u i t s  a success  i n  a span of only 
s e v e r a l  yea r s .  Indeed, i n t eg ra t ed  c i r c u i t s  a r e  widely accepted 
today,  and d i g i t a l  computers b u i l t  with i n t e g r a t e d  c i r c u i t s  
a r e  be ing  o f fe red  by computer manufacturers.  Most of these  
i n t e g r a t e d  c i r c u i t  packages i n  a d i g i t a l  computer a r e  ind iv id -  
u a l  g a t e s  o r  a group of s eve ra l  g a t e s  t h a t  a r e  b u l t  t o  rep lace  
packages each of which has one o r  s e v e r a l  discrete-component 
c i r c u i t s .  The t r e n d  h a s  been c l e a r  t h a t  t h e  next  generat ion 
of i n t e g r a t e d  l o g i c  c i r cu i t s  is  a la rge-sca le  i n t e g r a t i o n  of 
c i r c u i t s  (l), because la rge-sca le  i n t e g r a t i o n  has  t h e  p o t e n t i a l  
of f u r t h e r  lowering t h e  c o s t ,  f u r t h e r  i nc reas ing  the  r e l i a b i l i t y  
of t h e  system, and opening up a new approach i n  d i g i t a l  system 
design.  Announcement has  r e c e n t l y  been made of a l a r g e  number 
of g a t e s  i n  a s i n g l e  package, p a r t i c u l a r l y  those MOS c i r c u i t s  
where t h e r e  can be up t o  100 c i r c u i t s  i n  one package. On t h e  
o t h e r  hand, t h e r e  e x i s t s  an i n t e r e s t i n g  problem a s  t o  how 
l a rge - sca l e  i n t e g r a t i o n  should be accomplished. 
p u t s  more and more c i r c u i t s  on a s i l i c o n  ch ip ,  one l o s e s  the  
f l e x i b i l i t y  t h a t  simple log ic  c i r c u i t s  have thus  f a r  enjoyed. 
Indeed, t h e  loss of f l e x i b i l i t y  i n  l a rge-sca le  i n t e g r a t i o n  of 
I f  one merely 
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c i r c u i t s  can o f f s c  t h e  cos t  reduct ion  that  has .been o r i g i n a l l y  
envisioned, and can c r e a t e  a n  inventory problem f o r  computer 
maintenance. 
T h i s  paper r e p o r t s  t h e  r e s u l t  of a s tudy of t h e  l o g i c  of 
a simple d i g i t a l  computer which has l e d  t o  a s e t  of b u i l d i n g  
b locks  f o r  large-scale i n t e g r a t i o n  of l o g i c  c i r c u i t s .  
sc-5 of b u i l d i n g  blocks i n t e g r a t e s  bo th  c i r c u i t s  and l o g i c .  
We now begin by desc r ib ing  t h e  l o g i c  of a simple d i g i t a l  computer. 
This 
2. A Simple Stored-program Computer 
A simple but n o n t r i v i a l  stored-program computer was 
designed f o r  the  purpose of s tudying t h e  r e l a t i o n  between the  
l o g i c  s t r u c t u r e  and t h e  in t eg ra t ed  c i r c u i t .  It i s  a b inary ,  
parallel, synchronous computer. There are n ine  i n s t r u c t i o n s  
of s ing le-address  format ,  
Each word i n  t he  computer c o n s i s t s  of 4 b i t s .  A s  a number, 
it i s  a &-bi t  f ixed-poin t  number with the  l e f tmos t  b i t  as t h e  
s i g n  b i t ,  and tne  b i n a r y  poin t  can b e  considered -;a b e  l o c a t e d  
a$ %he r i g h t  of t h e  sign b i t .  
i n  two’s complement format. 
of ~ W O  p a r t s :  
The foi-rr,er c o n s i s t s  of t h e  l e f t m o s t  three b i t s  and t h e  l a t t e r  
Negative numbers a r e  represented  
A s  an i n s t r u c t i o n ,  a word c o n s i s t s  
the opera t ion  code p a r t  and t h e  address  par’c. 
the  one remaining b i t .  
The major elements of t h e  computer a r e  shown i n  F igure  1. 
Tiiere a r e  two &-bi t  memory r e g i s t e r s ,  one & b i t  buffer r e g i s t e r  
X, one & b i t  accumulator ( o r  r e g i s t e r  A ) ,  one 4 - b l t  ope ra t ion  
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counter  F and an a s soc ia t ed  ope ra t ion  decoder, one 1-bi t  
addres s  r e g i s t e r  C ,  one 1 -b i t  program r e g i s t e r  P ,  one s t a r t -  
s t o p  f l i p f l o p  G w i t h  an assoc ia ted  switch s ,  one ca r ry  f l i p -  
f l o p  Y ,  a clock source ,  8 Q-switches (one f o r  each memory 
f l i p f l o p  t o  i n s e r t  the  inputs  i n t o  t h e  memory), and p in  l i g h t s  
t o  show the o u t p u t s  o f  the f l i p f l o p s .  Notice t h a t  the  memory 
u n i t  i s  made of  f l i p f l o p s .  This choice was f o r  t he  sake of 
h p l i c i t y .  On the  o t h e r  hand, such a small-capacity t r a n s i s -  
t o r  memory can be and w i l l  be used i n  t h e  computers of the 
near  f u t u r e ,  n o t  t o  replace the  usual magnetic memory b u t  f o r  
o t h e r  purposes.  
There a r e  n i n e  i n s t r u c t i o n s  which inc lude  add i t ion  and 
s u b t r a c t i o n ,  b u t  f o r  t he  sake of  s i m p l i c i t y  do no t  include 
m u l t i p l i c a t i o n  and d iv i s ion .  These i n s t r u c t i o n s  and t h e i r  
i n t e r n a l  codes a r e  shown i n  Table I ,  where x r ep resen t s  the 
address  and y a v a l u e  of  e i t h e r  0 o r  1. I n  a d d i t i o n ,  t he re  
a r e  the  two manual opera t ions  of tu rn ing  the power on o r  o f f ,  
and of s t a r t i n g  o r  stopping the  amputer opera t ion .  
Each i n s t r u c t i o n  i s  implemented by one o r  more so-cal led 
micor-operations.  For a synchronous computer, a micro-opera t i o n  
can be regarded a s  t h a t  can be b u i l t  with hardware t o  be 
performed i n  one c lock  pulse .  Therefore ,  t h e  complexity of a 
micro-operation depends t o  a g r e a t  e x t e n t  on the  hardware tech- 
nology. 
a r e  shown i n  Table 2 .  There a r e  n ine  types ,  i n  
The micro-operations t h a t  a r e  requi red  i n  t h i s  computer 
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Table 1. I n s t r u c t i o n  Reper to i re  
I n s t r u c t  ion  
add 
s u b t r a c t  
jump on minus 
s t o r e  
j unip 
c l e a r  
shift 
accumulator 
acc.  one b i t  toward r igh t  
~~ ~ 
c i r c u l a r  s h i f t  acc.  one b i t  toward l e f t  
s t o p  
ooox 
O O l x  
OlOX 
Ollx 
l O O x  




Table 2. Micro-operations 
s e t  a r e g i s t e r  




s h i f t  r i g h t  
c i r c u l a r  s h i f t  
load 
s t o r e  
l e f t  
~ 
Required i n  the design 
G C-- 0 t 
I 
G f-- 1 
Y f-- 0 
Y 4--  1 
P 4-- 0 
c 4-- 0 
A f-- Q 
I 
I 
F f-- "an o c t a l  cons tan t"  t 
P 4-- c 
c f-- P 
F ( 0 P )  4-- R(0P)  
C 4-- R ( A D )  
P count +l 
R <-- comp R 
A f-- A add R 
A f-- 1 s h r  A 
A <-- 1 c i r l  A 
R 4-- M ( C )  
M ( C )  4-- P, 
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a d d i t i o n  t o  t h e  generat ion of timing, con t ro l ,  and sequencing 
s i g n a l s ,  The a c t u a l  micro-operations t h a t  each type  pe r foms  
a r e  a l s o  shown i n  t h e  Table. 
t o  s e t  a r e g i s t e r  t o  a P a r t i c u l a r  b i t  p a t t e r n  and xo t r a n s f e r  
t h e  conten ts  of one ( o r  p a r t  of one) r e g i s t e r  t o  another  
( o r  p a r t  of another )  a r e  the two most u s e f u l  ones. 
Note t h a t  t he  micro-operations 
Next comes t h e  problem of how t o  sequence these  micro- 
opera t ions  so  t h a t  the  i n s t r u c t i o n s  o f  a program s to red  i n  
t h e  memory u n i t  can be proper ly  executed. 
here ,  a s  i s  done conventionally,  by forming two cycles :  a 
f e t c h  cyc le  and an execution cyc le .  An i n s t r u c t i o n  i s  taken 
from t h e  memory dur ing  t h e  f e t c h  cycle,  and then executed 
dur ing  the  execut ion cycle.  
a l t e r n a t e l y .  
an Algol- l ike computer design language ( 2 ) .  Symbolic design 
of t h i s  simple computer i s  shown i n  t h e  Appendix. 
This  i s  done 
These two cyc les  a r e  sequenced 
Such a design can be done symbolical ly  by us ing  
The s p b o l i c  design in  the Appendix begins w l t n  a comment 
s ta tement  and i s  immediately followed by t h e  s ta tements  des ig-  
n a t i n g  t h e  names of r e g i s t e r s ,  memory, decoder, switches,  and 
clock. Statements gene ra l ly  c a r r y  a l a b e l  such a s  POWERON or 
START, which is  t h e  command s i g n a l  for the  s ta tement .  The 
s ta tement  i s  executed when t h e  command s i g n a l  i s  a c t i v a t e d .  
For example, when t h e  POWER switch is a t  t h e  ON pos i t i on ,  the  
command s i g n a l  causes the micro-operations F -17 and G t - 0  
t o  be executed simultaneously.  Other command s i g n a l s  c o n s i s t  
of a coincidence of a con t ro l  s i g n a l  f rom t h e  opera t ion  decoder 
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K ( i )  and a c lock pulse  T.  
by t h e  con ten t s  of r e g i s t e r  F. 
s ta tement ,  r e g i s t e r  F i s  normally set  t o  a preassigned o c t a l  
number f o r  t h e  purpose of spec i fy ing  the  next  s ta tement  t o  be 
executed. I n  s h o r t ,  t he  micro-operations a r e  grouped i n t o  
s ta tements  and the  s ta tements  a r e  organized i n t o  sequences. 
Each i n s t r u c t i o n  merely c a l l s  t h e  execution of a p a r t i c u l a r  
sequence. There i s  only  one sequence f o r  the f e t ch  cyc le ,  b u t  
t h e r e  a r e  a s  many sequences a s  the  number of i n s t r u c t i o n s  f o r  
t he  execut ion cyc le .  And when the  execution of one i n s t r u c t i o n  
i s  completed, t h e  next  i n s t r u c t i o n  i s  fetched from t h e  memory. 
I n  t h i s  manner, t he  program i n  t h e  memory i s  c a r r i e d  o u t .  
3 .  I n t e g r a t i o n  of l o q i c  and c i r c u i t s  
These c o n t r o l  s i g n a l s  a r e  a c t i v a t e d  
During the  execution of one 
By i n t e g r a t i o n  of l og ic  and c i r c u i t s ,  w e  mean t h a t  the  
l o g i c  c i r c u i t s  a r e  in t eg ra t ed  on the  b a s i s  of performing micro- 
o p e r a t i o n .  Since each micro-operation r e q u i r e s  a s i g n i f i c a n t  
amount o f  l o g i c  c i r c u i t s ,  i n t e g r a t e d  l o g i c  c i r c u i t s  b u i l t  on 
t h i s  b a s i s  g ive  large-scale  i n t e g r a t i o n .  
The design of the  computer descr ibed i n  the Appendix can 
be expressed i n t o  a set  of boolean equat ions ,  which represent  
t h e  l o g i c  of the  computer. However, t h e  design c a n  a l t e r n a -  
t i v e l y  be expressed by boolean mat r ices  ( 3 ) ,  and the  l o g i c  of 
the computer can now be represented by a l a r g e  matr ix .  For con- 
venience,  diode l o g i c  c i r c u i t s  a r e  used t o  i l l u s t r a t e  the  imple- 
mentation. When these  diode c i r c u i t s  a r e  arranged i n t o  a matrix 
form, the  l o g i c  of t he  computer i s  now implemented 
9 
by a l a r g e  diode matr ix ,  as i s  shown i n  Figure 2 .  I n  Figure 2 
t h e  squares  along t h e  s ides  a r e  f l i p f l o p s  o r  switches.  The 
v e r t i c a l  and h o r i z o n t a l  s t r a i g h t  l i n e s  of the  l a r g e  matr ix  a r e  
despos i t ed  conductors.  An i n t e r s e c t i o n  where t h e r e  i s  a c i r c l e  
r e p r e s e n t s  t h e  presence of a diode.  The zigzag l i n e s  r ep resen t  
the  r e s i s t o r s .  The r ec t ang le s  i n s i d e  the  diode matrix a r e  b i -  
nary a m p l i f i e r s ,  a s  these  diode c i r c u i t s  cannot be connected 
f o r  more than two l e v e l s .  The p a t t e r n  o f  t h e  diodes i n  the  
mat r ix  indeed p r e s c r i b e s  the  l o g i c  of  the  simple computer. 
The l a r g e  matr ix  i n  Figure 2 i s  next  rearranged i n t o  such  
a manner t h a t  i t  can be divided i n t o  smaller  mat r ices  a s  shown 
i n  Figure 3 .  There a r e  22 mat r ices  i n  Figure 3 i n  a d d i t i o n  t o  
s i x  blocks of r e g i s t e r s  and two b locks  of b ina ry  a m p l i f i e r s .  
The r e g i s t e r s  a r e  loca ted  i n  blocks AV,  AW, EV, EW, EX, and EY, 
whi le  the  binary ampl i f i e r s  a r e  i n  AX and EZ.  I n  t he  i n t e r e s t  
of  having only one matrix s i z e ,  the l o g i c  f o r  t he  ope ra t ion  
r e g i s t e r  F t o  genera te  con t ro l  s i g n a l s  i s  implemented by the  
t w o  matrices i n  b locks  BV and CV. The micro-operations t o  set  
the  accumulator to  ze ro ,  to  s h i f t  t h e  accumulator toward r i g h t  
and t o  c i r c u l a r l y  s h i f t  t he  accumulator toward l e f t  can a l l  be 
p u t  i n  one mat r ix  i n  block BY. The micro-operation of comple- 
r en t ing  t h e  R r e g i s t e r  takes  only  one h a l f  of the  mat r ix  i n  
block DX. The add micro-operation involves  e i g h t  mat r ices .  I n  
s h o r t ,  c i r c u i t s  a r e  divided i n t o  mat r ices  according t o  t h e  micro- 
ope ra t ions .  
Figure 2 ,  A diode mat r ix  f o r  the computer logic  
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Figure 3, Partition of the large matrix into smaller matrices 
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4 .  Building Blocks 
The b a s i c  idea of implementing the micro-operations of 
t h e  computer i s  i l l u s t r a t e d  i n  Figure 4 ,  where each matrix 
performs one micro-operation. Each matrix i s  an in t eg ra t ed  
c i r c u i t  w i th  a l a r g e  number of devices .  T h i s  design can be 
accomplished by consider ing two bu i ld ing  blocks:  a matr ix  
ch ip  and a r e g i s t e r  ch ip .  The r e g i s t e r  ch ip  s t o r e s  a word 
( o r  a p a r t i a l  word) o f  a number o f  b i t s ,  and the matrix c h i p  
performs a micro-operation. The matr ix  c h i p  can be a diode 
matr ix  a s  shown i n  Figure 5 ,  on which the undes i red  diodes 
have b e e n  d i sab led  by select ive burnout o r  o t h e r  s u i t a b l e  
d e s t r u c t i v e  means. A l t e r n a t i v e l y ,  i f  t he  s c a l e  of produc- 
t i o n  permi ts ,  a s p e c i a l  matrix can be f a b r i c a t e d  by chang- 
ing  s l i g h t l y  i n  t he  s e t  of masks. Note t h a t  such a s p e c i a l  
inatrix could be replaced by a proper ly  prepared universa l  
mat r ix  i f  maintenance so requi red .  
The combination of  a four  b i t  r e g i s t e r  ch ip  and an 8 by 
8 diode matr ix  c h i p  is shown i n  Figure 6 .  A l t e r n a t i v e l y ,  t he  
r e g i s t e r  and matrix could be on one ch ip .  If the diodes on 
t h e  un ive r sa l  matr ix  of F i g u r e  5 a r e  so chosen t h a t  t h e  e f f e c t i v e  
d iodes  have the  p a t t e r n  a s  those shown i n  Figure 7 ( w i t h  t he  
unused diodes d i s a b l e d ) ,  the  diode matrix i s  a count mat r ix ,  
and the  r e g i s t e r  together  w i t h  t h i s  matrix can c a r r y  ou t  a count 
micro-operation, Thus, the combination of the  count matr ix  and 
the  r e g i s t e r  becomes a c o u n t e r .  I f  t h e  e f f e c t i v e  diodes have 
I , -  . 
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Figure 5. Diode matrix chip. 
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Figure 8. Diode-Shift ing Matrix 
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Figure  9. D iode-Complementing Matrix 
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t h e  p a t t e r n  a s  those shown i n  Figure 9 ,  the  diode matrix 
complement inq  mat r ix ,  and the  r e g i s t e r  can now c a r r y  ou t  a 
complement micro-operation. I n  o t h e r  words, i t  i s  the p a t t e r n  
of t h e  diodes i n  t he  matrix t h a t  determines what micro-operation 
t h e  matr ix  performs. 
For micro-operations where only  one r e g i s t e r  i s  involved, 
one matr ix  i s  s u f f i c i e n t  to  implement these  micro-operations.  
For micro-operations where t w o  r e g i s t e r s  a r e  involved such a s  
the logical-AND opera t ion  on the  corresponding b i t s  of t he  
t w o  r e g i s t e r s ,  t w o  matr ices  a r e  requi red  f o r  each micro-opera- 
t i o n .  And f o r  more complex micro-operations involving two 
registers such a s  add o r  s u b t r a c t ,  more than two matr ices  a r e  
requi red  and these  matr ices  may have t o  be connected on a 
mul t ip l e  l e v e l  b a s i s .  I n  the  c a s e  of diode matr ix  r equ i r ing  
more than two l e v e l s ,  b inary  a m p l i f i e r s  a r e  requi red .  O n  t he  
o t h e r  hand, t he  u s e  of NOR mat r ices  or NAND mat r ices  using 
d i o d e - t r a n s i s t o r  c i r c u i t s  o r  t r a n s i s  tor-only c i r c u i t s  e l i m i -  
n a t e s  t h e  need f o r  b inary  a m p l i f i e r s  between t h e  l e v e l s .  
A n  important problem i n  i n t e g r a t e d  c i r c u i t s  i s  t h a t  of 
i n t e rconnec t ing  them. I n  the  proposed des ign ,  t h e r e  a r e  two 
types of connections: ( A )  those be tween  matr ix  ch ips  and a 
r e g i s t e r  c h i p ,  and ( B )  those between matr ix  ch ips .  For type 
A connect ions,  t h e r e  a r e  four  leads  on each f l i p f l o p ;  two 
i n p u t  and two output  leads.  These connect ions can be accom- 
p l i s h e d  i n  t h e  following manner: t h e  ou tpu t  l eads  of t h e  
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r e g i s t e r  c h i p  form a "micro-bus" on which a r e  connected the  
i n p u t  l eads  of those matr ices  f o r  the  micro-operations t h a t  t h e  
r e g i s t e r  i s  required to  perform. The spacing of the v e r t i c a l  
conductors o n  the  matr ix  ch ip  i s  uniform and should match the 
spacing of the  input-output l e a d s  of  the  r e g i s t e r  chip.  The 
connections need not be permanent (such a s  a row of micro-pins) ,  
so t h a t  each matrix c h i p  could be e a s i l y  removable. For micro- 
ope ra t ions  involving a s i n g l e  r e g i s t e r ,  t h i s  i s  the only  type 
of connection requi red .  For micro-opera t i o n s  involving two 
r e g i s t e r s ,  type B connections a r e  a l s o  requi red .  For type B 
connect ions,  t he  leads of the uniformly-spaced h o r i z o n t a l  con- 
duc to r s  o f  one mat r ix  a r e  connected to  those  of o t h e r  mat r ices .  
Again, t he  connections depend on the proximity of the  two 
r e g i s t e r s ;  longer  connections a r e  o f t e n  encountered i f  t h e  
micro-operation i s  condi t iona l  upon some b i t s  i n  another  r eg i s -  
t e r .  Ul t imate ly ,  t h e  dens i ty  of t he  devices  on t h e  ch ip  and 
t h e  s i z e  of each c h i p  w i l l  be l i m i t e d  by the  in te rconnec t ion  
technology. 
I t  thus  appears t h a t  one can u s e  t he  matrix ch ip  and the  
r e g i s t e r  ch ip  a s  the  bas i c  b u i l d i n g  b locks .  The design para- 
meters f o r  t he  r e g i s t e r  chip a r e  t h e  number of b i t s ,  t h e  kind 
of devices  fo r  f l i p f l o p s ,  and the  type of  c i r c u i t  and  g a t i n g ;  
those f o r  the  matr ix  ch ip  a r e  the  kind of  devices  f o r  switch- 
i ng ,  t he  type of  c i r c u i t s ,  and the  number of rows and columns. 
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For a proper ly  chosen se t  of parameters,  one matrix ch ip  and one 
r e g i s t e r  ch ip  can be adequate. Bu t  f o r  b e t t e r  u t i l i t y  of these  
c h i p s ,  s e v e r a l  s i z e s  of  r e g i s t e r  ch ip  and matrix c h i p  a r e  h ighly  
d e s i r a b l e .  Although a diode matrix has been used t o  i l l u s t r a t e  
t he  i d e a ,  o t h e r  devices  can be s i m i l a r l y  appl ied  t o  accomplish 
l a rge - sca l e  i n t e g r a t i o n .  
A n  a l t e r n a t i v e  choice of  a set of bu i ld ing  blocks can be 
simply a matr ix  ch ip  and a combination ch ip  on which both the 
regis ter  and the  matrix ( a s  those shown i n  Figure 6 )  a r e  f a b r i -  
ca t ed .  This choice g ives  t h e  advantage of reducing type A 
connect ions.  From p r a c t i c a l  cons ide ra t ion ,  t he re  can be a 
number of d i f f e r e n t  s i z e s  of such combination ch ips  w i t h  d i f -  
f e r e n t  numbers of rows of the  matrix and/or d i f f e r e n t  numbers 
of b i t s  o f  t he  r e g i s t e r .  
5 .  Conclusion 
The proposed set of bu i ld ing  blocks of  a matr ix  ch ip  and 
a r e g i s t e r  c h i p  o r  an a l t e r n a t i v e  set  of a combination c h i p  and 
a matr ix  ch ip  i s  amenable t o  l a rge - sca l e  i n t e g r a t i o n  of l o g i c  
c i r c u i t s  on a s i n g l e  c h i p  of semiconductor. The m i n i m u m  set  
can be f a b r i c a t e d  of  two bui ld ing  b locks ,  y e t  t hese  bu i ld ing  
blocks a r e  un ive r sa l  i n  t h e i r  l o g i c  a p p l i c a t i o n s  when unwanted 
mat r ix  junc t ions  a r e  d isab led .  
When t h e  matrix ch ips  a r e  organized on micro-operation 
b a s i s ,  a malfunctioning matrix can  be loca ted  quick ly  by 
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d e t e c t i n g  a corresponding f a u l t y  micro-operation, and can be 
serv iced  simply by merely rep lac ing  t h a t  matr ix .  The bu i ld ing  
b locks  based on i n t e g r a t i o n  of both l o g i c  and c i r c u i t s  can be 
app l i ed  t o  la rge-sca le  i n t e g r a t i o n  of var ious k inds  of i n t e -  
g r a t e d  devices  such a s  diode ch ips ,  t r a n s i s t o r  ch ips ,  f i e l d -  
e f f e c t  t r a n s i s t o r  ch ip ,  thin-f i lm t r a n s i s t o r  ch ip ,  o r  cryotron 
ch ip .  A t  p r e s e n t  b i p o l a r  t r a n s i s t o r  ch ips  and MOS f i e l d - e f f e c t  
t r a n s i s t o r  ch ips  a r e  probably t h e  best choice.  
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Appendix. Symbolic Design of t h e  Simple Computer 
coment  begin t h i s  i s  the  Ciescription of a design of  a 
simple s tored  program d i g i t a l  computer using C ~ J ' S  computer 
design language. The four -b i t  i n s t r u c t i o n  format cons i s t s  
of a th ree -b i t  op-code f i e l d  and one-bit address f i e l d .  
There a r e  nine in s t ruc t ions :  add, subt rac t ,  jump, jurnp-on- 
minus, store 'accumulator,  s h i f t  l e f t ,  s h i f t  r i gh t ,  c l e a r  
accumulator, and stop. The memory has two four -b i t  words 
which a r e  r e g i s t e r s .  The sequencing i s  cont ro l led  by 
* operation counter F. s t a r t - s t o p  i s  cont ro l led  by f l i p f l o p  
G. end 
r e g i s t e r  R ( 1 - 4 ) ;  F(1-4); k(1-4); C(1); G(1) ;  P ( i ) ;  Y ( i ) .  
s ub reg i s t e r  R(OP)=R(1-3); R(AD)=R(4); F(OP)=F(244). 
memorx M(C)=M(O-l, 1-4). 
decoder K(O-lT)=F. 
clock T. 
switch POWER(ON, OFF); START(ON, OFF). 
comment begin t h e  following statement w i t h  l a b e l  poweron 
ind ica t e s  what happens when power switch i s  turned on 
and that  w i t h  l a b e l  start ind ica t e s  what happens when 
-
t he  operator  next t u rns  t h e  start switch on. end 
POWER(0N): F + 17; G 6 0. 
START(0N): G t 1. 
comment begin t h e  following i s  t h e  wait sequence which 
i s  broken off when G i s  equal t o  1. 
if G=O - then begin C 
comment begin the  following i s  t h e  f e t c h  sequence. end 
C f- P; Y + 0; F f- 14. 
K(lT)*T: 0; P 6 0 end; G=l - then F 6 14. 
K(i3)*T: 
K(14)*T: R 6 M ( C ) ;  
if G=O - then F & 17; 
if G=l 7 then F 6 12. 
-
K ( 1 2 ) V :  
K(OO)*T: 
K (io ) -x-T : 
K (01) *T : 
K (11 ) *T : 
K( 04) *T : 
K (  0 2 ) W  : 
K ( 0 5) S-T : 
K(  0 6 ) - ~  : 
K( l5)W : 
K (16) *T : 
K( 07 ) *T : 
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F(0P) 6 R(0P); C C R(AD);  P count +1; F(0)  <- 0.  
comment begin the fol lowing i s  the add sequence. - end 
R + M(C); F e 10. 
A f- A - add R; F 13. 
comment begin t h e  fol lowing i s  the s u b t r a c t  sequence. - end 
R + M(C);  F t 11. 
R +- comp R; Y e 1; F 10. 
comment begin the fol lowing i s  t h e  jump sequence. end 
P f- C; F + 14. 
comnent begin the fol lowing i s  the jump-on-minus 
sequence. end 
- i f  A(1)=0 t hen  F 
7 i f  A(l)=l - t hen  F + 4 - end.
1 3  -> end* 
comment begin the fol lowing i s  the store-accumulator 
sequence. end 
M ( C j  + A; F * 13. 
comment begin t h e  fo l lowing  i s  the clear-accumulator 
sequence. end -
A f- 0 ;  F t 13. 
comment begin the fo l lowing  are the  two s h i f t  sequences. - end 
- i f  R ( 4 ) = 0  - t hen  F 16; 
- if R(4)=1 t hen  F + 15. 
A + 1 - shr A; P count +1; F 13. 
A 1 - cirl A; P count +1; F C 13. 
comment begin the following i s  the s t o p  seqcence. end 
G t. 0; F t 17. 
